행사가 개최되었습니다.
IMPORTANT DATES

사전등록마감 
2019년 10월 15일(화) 오후 1시까지

PROGRAM
프로그램

TIME TOPIC
CHAIR/SPEAKER
08:30~08:55 REGISTERATION
08:55~09:00
OPENING
Young-Hyun Jun, President (The Semiconductor Society, IEIE)
SESSION-1 : Trends and Market
09:00~09:40 Latest developments and trends of the fan-out and 3D-IC packaging
Santosh Kumar (Yole)
09:40~10:20 2.5D Challenges and Opportunities for heterogeneous Integration
Jaesik Lee (NVIDIA)
10:20~10:40 COFFEE BREAK
10:40~11:20 Process Technology Challenges for High-Performance 3D SiP
Arvind Sundarrajan (AMAT)
11:20~12:00 Advanced Package Trends
Taejoo Hwang (Samsung)
12:00~13:30 LUNCH & SOCIAL
SESSION-2 : Technology Development
13:30~14:00
13:30~14:10
More than Moore with 3D integration technology(D2W & W2W Hybrid bonding)
Wernicke Tobias (EVG)
14:00~14:30
14:10~14:50
Various Interconnection Solution - FO, 3D Integration
Nelson Fan (ASMPT)
14:30~15:00
14:50~15:30
Ultra-thinning of device wafer and evaluation of electrical characteristics for 3D integration
Youngsuk Kim (DISCO)
15:00~15:20
15:30~15:50
COFFEE BREAK
15:20~15:50
15:50~16:30
Optimizing CD control on high-topography reconstituted wafers
Warren Flack (VEECO)
15:50~16:20
16:30~17:10
Photoresist of Wafer Level Package
Bong Hee Kim (Dongjin Semichem)
16:20~16:50
17:10~17:20
Wafer Level EMC Trends for Advanced Package
Ki-Hyeok Kwon (Samsung SDI)
CLOSING
16:50~17:00 CLOSING

ALL CONTENTS COPYRIGHT 2019 THE INSTITUTE OF ELECTRONICS AND INFORMATION ENGINEERS
사업자등록번호:220-82-01685 (우) 06130 서울특별시 강남구 테헤란로7길 22 (역삼동, 과학기술회관) 신관 907호
(사)대한전자공학회 대표: 최천원 / 전화: (02) 553-0255~7 FAX: (02) 552-6093 / E-mail: ieie@theieie.org